Abstract. We study how parallel chip-firing on the complete graph Kn changes behavior as we vary the total number of chips. Surprisingly, the activity of the system, defined as the average number of firings per time step, does not increase smoothly in the number of chips; instead it remains constant over long intervals, punctuated by sudden jumps.
Introduction
In this paper we explore a connection between the Poincaré rotation number of a circle map S 1 → S 1 and the behavior of a discrete dynamical system known variously as parallel chip-firing [4, 5] or the (deterministic) fixed energy sandpile [2, 15] . We use this connection to shed light on two intriguing features of parallel chip-firing, mode locking and short period attractors. Ever since Bagnoli, Cecconi, Flammini, and Vespignani [1] found evidence of mode locking and short period attractors in numerical experiments in 2003, these two phenomena have called out for a mathematical explanation.
In parallel chip-firing on the complete graph K n , each vertex v ∈ [n] = {1, . . . , n} starts with a pile of σ(v) ≥ 0 chips. A vertex with n or more chips is unstable, and can fire by sending one chip to each vertex of K n (including one chip to itself). The parallel update rule fires all unstable vertices simultaneously, yielding a new chip configuration U σ given by U σ(v) = σ(v) + r(σ), σ(v) ≤ n − 1 σ(v) − n + r(σ), σ(v) ≥ n.
(
Here r(σ) = #{v|σ(v) ≥ n} is the number of unstable vertices. Write U 0 σ = σ, and U t σ = U (U t−1 σ) for t ≥ 1.
Note that the total number of chips in the system is conserved. In particular, only finitely many different states are reachable from the initial configuration σ, so the sequence (U t σ) t≥0 is eventually periodic: there exist integers m ≥ 1 and t 0 ≥ 0 such that
The activity of σ is the limit
where
is the total number of firings performed in the first t updates. By (2), the limit in (3) exists and equals 1 mn (α t+m − α t ) for any t ≥ t 0 . Since 0 ≤ α t ≤ nt, we have 0 ≤ a(σ) ≤ 1.
Following [1] , we ask: how does the activity change when chips are added to the system? If σ n is a chip configuration on K n , write σ n + k for the configuration obtained from σ n by adding k chips at each vertex. The functioñ s n (k) = a(σ n + k) is called the activity phase diagram of σ n . Surprisingly, for many choices of σ n , the functions n looks like a staircase, with long intervals of constancy punctuated by sudden jumps (Figure 1 ). This phenomenon is known as mode locking: if the system is in a preferred mode, corresponding to a wide stair in the staircase, then even a relatively large perturbation in the form of adding extra chips will not change the activity. For a general discussion of mode locking, see [12] .
To quantify the idea of mode locking in our setting, suppose we are given an infinite family of chip configurations σ 2 , σ 3 , . . . with σ n defined on K n . Suppose that 0 ≤ σ n (v) ≤ n − 1 for all v ∈ [n], and that for all 0 ≤ x ≤ 1 The activity phase diagramss n (k) = a(σ n + k), for n = 10 (top left), 100 (top right), 1000 (bottom left), and 10000, where σ n is given by (5) . On the horizontal axis, k runs from 0 to n. On the vertical axis,s n runs from 0 to 1.
Related to mode locking, a second feature observed in simulations of parallel chip-firing is non-ergodicity: in trials performed with random initial configurations on the n × n torus, the activity observed in individual trials differs markedly from the average activity observed over many trials [15] . The experiments of [1] suggested a reason: the chip-firing states in locked modes, corresponding to stairs of the devil's staircase, tend to be periodic with very small period. We study these short period attractors in Theorem 18. Under the same hypotheses that yield a devil's staircase in Propositon 10, for each q ∈ N, at least a constant fraction c q n of the states {σ n + k} n k=0 have eventual period q.
To illustrate these results, consider the chip configuration σ n on K n defined by
Here x denotes the greatest integer ≤ x. This family of chip configurations satisfies (4) with
The activity phase diagrams of σ n for n = 10, 100, 1000, 10000 are graphed in Figure 1 . For example, when n = 10 we have (a(σ 10 + k)) As n grows, the denominators of these rational numbers grow remarkably slowly: the largest denominator is 11 for n = 1000, and 13 for n = 10000. Moreover, for any fixed n the very smallest denominators occur with greatest frequency. For example, when n = 10000, there are 1667 values of k for which a(σ n + k) = 1 2 , and 714 values of k for which a(σ n + k) = 1 3 ; but for each p = 1, . . . , 12 there is just one value of k for which a(σ n + k) = p 13 . In Lemma 17, we relate these denominators to the periodicity: if a(σ) = p/q in lowest terms, then σ has eventual period q.
The remainder of the paper is organized as follows. In section 2 we show how to construct, given a chip configuration σ on K n , a circle map f : S 1 → S 1 whose rotation number equals the activity of σ. This construction resembles the one-dimensional particle/barrier model of [10] . In section 3 we use the circle map to prove our main results on mode locking, Theorem 8 and Proposition 10. Short period attractors are studied in section 4, where we show that all states on K n have eventual period at most n (Proposition 16). Finally, in Theorem 23, we find a small "window" in which all states have eventual period two.
In parallel chip-firing on a general graph, a vertex is unstable if it has at least as many chips as its degree, and fires by sending one chip to each neighbor; at each time step, all unstable vertices fire simultaneously. Many questions remain concerning parallel chip-firing on graphs other than K n . If the underlying graph is a tree [4] or a cycle [7] , then instead of a devil's staircase of infinitely many preferred modes, there are just three: activity 0, 1 2 and 1. On the other hand, the numerical experiments of [1] for parallel chip-firing on the n × n torus suggest a devil's staircase in the large n limit. Our arguments rely quite strongly on the structure of the complete graph, whereas the mode locking phenomenon seems to be widespread. It would be very interesting to relate parallel chip-firing on other graphs to iteration of a circle map (or perhaps a map on a higher-dimensional manifold) in order to explain the ubiquity of mode locking.
Construction of the Circle Map
We first introduce a framework of generalized chip configurations, which will encompass chip configurations on K n for all n. To each generalized chip configuration we associate a probability measure on the interval [0, 2), and to each such measure we associate a circle map S 1 → S 1 . We will define an update rule U describing the dynamics on each of these objects, so that the following diagram commutes.
Write L for Lebesgue measure on [0, 1]. A generalized chip configuration is a measurable function
Let r(η) = L{x|η(x) ≥ 1} and define the update rule
If σ is a chip configuration on K n , we define its associated generalized chip configuration ψ(σ) by
where y denotes the least integer ≥ y. Our first lemma checks that the top square of (7) commutes.
Proof. Let σ be a chip configuration on K n , and write η = ψ(σ).
We remark that Lemma 1 would hold also if we defined ψ using the piecewise constant interpolation
. We have chosen the piecewise linear interpolation (9) because it is better suited to our construction of the circle map, below: the circle map associated to the piecewise linear interpolation will always be continuous.
Next we observe a simple consequence of the update rule (8), which will allow us to focus on a subset of generalized chip configurations which we call "confined."
Lemma 2. Let η be a generalized chip configuration, and let
Proof. The first inequality is immediate from the definition of U η. For the second inequality, if η(x) < 1, then
By Lemma 2, if η is preconfined, then U η is confined. Note that from (1)
Iterating yields the congruence
Next we find a recurrence for the sequence β t . We start with the following lemma.
Proof. By Lemma 2, since U t η is preconfined, we have
By (10), this condition is equivalent to
Using the fact that β t+1 = β t + r t , this in turn is equivalent to
The essential information in a generalized chip configuration η is contained in the associated probability measure µ on [0, ∞) given by
is the proportion of vertices that have between an and bn chips. For y ∈ R, write ξ y µ for the translated measure
Then the update rule (8) takes the form
Now consider the measure ν on R given by
By Lemma 3, if U t η is preconfined, then
This gives a recurrence relating three consecutive terms of the sequence β t . Our next lemma simplifies this recurrence to one relating just two consecutive terms.
Lemma 4. If η is preconfined, then for all t ≥ 0
and ν is given by (12) .
Proof. By Lemma 2, U t η is preconfined for all t ≥ 0, so from (13),
Hence
The function f appearing in Lemma 4 satisfies
for all y ≥ 0. Thus it has a unique extension to a function f : R → R satisfying f (y + 1) = f (y) + 1 for all y ∈ R. Note that f is nondecreasing. If it is also continuous, then it has a welldefined Poincaré rotation number [9, 13] ρ(f ) = lim t→∞ f t (y) t which does not depend on y. Here f t denotes the t-fold iterate f t (y) = f (f t−1 (y)), with f 0 = Id.
Viewing the circle S 1 as R/Z, the map f descends to a circle mapf :
The rotation number ρ(f ) measures the asymptotic rate at which the sequence y,f (y),f (f (y)), . . . winds around the circle.
We define the activity of a generalized chip configuration η as the limit
From Lemma 4 we see that if η is preconfined and f is continuous, then this limit exists and equals the rotation number of f .
Lemma 6. If η is preconfined and f is continuous, then a(η) = ρ(f ).
The conditions that η is preconfined and f is continuous are most succinctly expressed in terms of the associated probability measure: µ is supported on [0, 2) and is non-atomic, that is, µ({y}) = 0 for all y ∈ [0, 2).
To complete the commutative diagram (7), it remains to describe the dynamics U on lifts of circle maps. Call a map f : R → R a monotone degree one lift if f is continuous, nondecreasing and satisfies
for all y ∈ R. Let F be the set of monotone degree-one lifts f : R → R, equipped with the L ∞ topology. We define the update rule U : F → F by
where for y ∈ R, we write R y for the translation x → x + y. Let M be the space of non-atomic probability measures µ on the interval [0, 2), equipped with the topology of weak- * convergence: Proof. φ(µ) is clearly nondecreasing in y, and since µ is non-atomic, φ(µ) is continuous. Moreover, for any y ∈ R,
If µ n ∈ M and µ n → µ ∈ M, then the cumulative distribution functions F n (y) = µ n [0, y) converge pointwise to F (y) := µ[0, y). Since F n and F are continuous and nondecreasing, this convergence is uniform in y. Since µ n and µ are supported on the interval [0, 2), we have for y ∈ [0, 1]
The right side converges uniformly in y to 2F (2) − F (1 − y) − F (2 − y) = φ(µ)(y). Since φ(µ n ) and φ(µ) are degree one lifts, we have
as n → ∞, which shows that φ is continuous.
Write µ = µ 0 + µ 1 , where µ 0 = µ| [0,1) and µ 1 = µ| [1, 2) . By (11), we have
where in the last line we have used that µ is non-atomic and supported on [0, 2). Moreover
We conclude that
One naturally wonders how to generalize the construction described in this section to chip-firing on graphs other than K n . A key step may involve identifying invariants of the dynamics. On K n , these invariants take a very simple form: by (10), for any two vertices v, w ∈ [n], the difference
does not depend on t. Analogous invariants for parallel chip-firing on the n × n torus are classified in [6] , following the approach of [8] .
Devil's Staircase
Let f, f n , g be monotone degree one lifts (15) , and denote byf ,f n ,ḡ the corresponding circle maps
for all x ∈ R, and f < g if f (x) < g(x) for all x ∈ R. We will make use of the following well-known properties of the rotation number. For their proofs, see, for example [9, 13] .
•
• Instability of an irrational rotation number. If ρ(f ) / ∈ Q, and
• Stability of a rational rotation number. If ρ(f ) = p/q ∈ Q, andf q = Id : S 1 → S 1 , then for sufficiently small > 0, either
. . be a sequence of chip configurations, with σ n defined on K n . Suppose σ n is stable, i.e.,
for all v ∈ [n]. Moreover, suppose that there is a continuous function F :
as n → ∞. Since the left side is nondecreasing in x, this convergence is uniform in x. We define Φ : R → R by
Note that (16) and (17) force F (0) = 0 and F (1) = 1; by compactness, F is uniformly continuous on [0, 1], and hence Φ is uniformly continuous on R.
The rescaled activity phase diagram of σ n is the function s n : [0, 1] → [0, 1] defined by s n (y) = a(σ n + ny). As n → ∞, the s n have a pointwise limit identified in our next result. as n → ∞, where Φ is given by (18), and R y (x) = x + y.
In Proposition 10, below, we show that under an additional mild hypothesis, the limiting function s(y) is a devil's staircase. Examples of these staircases for different choices of F are shown in Figure 2 . To prepare for the proof of Theorem 8, let η n,y be the generalized chip configuration associated to σ n + ny, let µ n,y be the associated measure on [0, 2), and let f n,y = φ(µ n,y ) be the corresponding circle map lift. 
Since f n,y and f n,0 • R y are degree one lifts that agree on [−y, 1 − y], they agree everywhere.
By ( The right side does not depend on y, and tends to zero as n → ∞ by the continuity of φ (Theorem 7).
Proof of Theorem 8. By Lemma 6, Lemma 9 and the continuity of the rotation number,
By the conjugation invariance of the rotation number, ρ(Φ•R y ) = ρ(R y •Φ), which completes the proof. Substantially similar results appear in [9, 13] ; we include a proof here for the sake of completeness.
Proof. The monotonicity of the rotation number implies that s is nondecreasing. Since sup |Φ y − Φ y | = |y − y |, the continuity of the rotation number implies s is continuous.
Since Φ(m) = m for all m ∈ Z, we have s(0) = 0 and s (1) by the instability of an irrational rotation number. It follows that s −1 (z) = {y}.
If s(y) = p/q ∈ Q, then by the stability of a rational rotation number, since (Φ y ) q = Id, there exists an interval I of positive length (take either I = [y − , y] or I = [y, y + ] for small enough ) such that ρ(Φ y ) = p/q for all y ∈ I. Hence I ⊂ s −1 (p/q).
Note that if y ≤ y , then f n,y ≤ f n,y , so s n (y) = ρ(f n,y ) is nondecreasing in y. By the continuity of s, it follows that the convergence in Theorem 8 is uniform in y.
Our next result shows that in the interiors of the stairs, we in fact have s n (y) = s(y) for sufficiently large n.
Proposition 11. Suppose that (16), (17) and (19) 
n (p/q) for all sufficiently large n.
Proof. Fix > 0. By Lemma 9, for sufficiently large n we have sup |f n,y − Φ • R y | < for all y ∈ [0, 1]. Then f n,y ≥ R − • Φ • R y , so for any y ≥ a + we have by the monotonicity and conjugation invariance of the rotation number
Short Period Attractors
In this section we explore the prevalance of parallel chip-firing states on K n with small period.
Equivalently, σ is preconfined (confined) if and only if the generalized chip configuration η(σ) is preconfined (confined) as defined in section 2.
Recall (2) that for any chip configuration σ on K n , the sequence (U t σ) t≥0 is eventually periodic. Denote its transient length by t 0 ; that is
We say that "v fires at time t" if U t σ(v) ≥ n.
Lemma 12. If a(σ) < 1, then U t σ is confined for all t ≥ t 0 .
Proof. If a(σ) < 1, then at each time step, some vertex does not fire. If a given vertex v fires at time t, then
Since U t σ(v) ∈ Z ≥0 for all t, there is some time time T v at which v does not fire. By Lemma 2, we have U t σ(v) ≤ 2n − 1 for all t ≥ T v , and U t σ is confined for all t > max v T v . For any t ≥ t 0 we have U t σ = U t σ for infinitely many values of t , hence U t σ is confined.
For a chip configuration σ on K n and a vertex v ∈ [n], let
be the number of times v fires during the first t updates. During these updates, the vertex v emits a total of n u t (σ, v) chips and receives a total of α t = w u t (σ, w) chips, so that
An easy consequence that we will use repeatedly is the following.
Lemma 13. A chip configuration σ on K n satisfies U t σ = σ if and only if
for all vertices v and w.
Conversely, if U t σ = σ, then the left side of (20) vanishes, so u t (σ, v) = α t /n for all vertices v.
According to our next lemma, if σ is confined, then u t (σ, v) and u t (σ, w) differ by at most one. Lemma 14. If σ is confined, and σ(v) ≤ σ(w), then for all t ≥ 0
Thus if v fires at time t, then w must also fire, hence
On the other hand, if u t (σ, w) = u t (σ, v) + 1, then since σ is confined, we have by (20)
Thus if w fires at time t, then v must also fire, so once again (22) holds.
Lemma 15. If σ is confined, then U t σ = σ if and only if n|α t .
Proof. If U t σ = σ, then n|α t by Lemma 13. For the converse, write = min v u t (σ, v). By Lemma 14 we have
for all vertices v. If n|α t , then since
we must have u t (σ, v) = for all v, so U t σ = σ Lemma 13.
Let σ be a confined state on K n . By the pigeonhole principle, there exist times 0 ≤ s < t ≤ n with
By Lemma 15 it follows that U s σ = U t σ, so σ has eventual period at most n.
Our next result improves this bound a bit. Write m(σ) for the eventual period of σ, and
for the number of distinct heights in σ.
Proposition 16. For any chip configuration σ on K n ,
Proof. If a(σ) = 1, then m(σ) = 1. Since ν(U σ) ≤ ν(σ) and m(U σ) = m(σ), by Lemma 12 it suffices to prove the proposition for confined states σ. Moreover, by relabeling the vertices we may assume that σ(1) ≥ σ(2) ≥ . . . ≥ σ(n). Write the total activity α t as α t = Q t n + R t for nonnegative integers Q t and R t with R t ≤ n − 1. By Lemma 14, since v u t (σ, v) = α t , we must have
Moreover if R t > 0, then σ(R t ) > σ(R t + 1). Since the set
has cardinality ν(σ), by the pigeonhole principle there exist times 0 ≤ s < t ≤ ν(σ) with R s = R t . Then
Bitar [3] conjectured that any parallel chip-firing configuration on a connected graph of n vertices has eventual period at most n. A counterexample was found by Kiwi et al. [11] . Anne Fey (personal communication) has found a counterexample on a regular graph. Proposition 16 shows that Bitar's conjecture holds on the complete graph; it is also known to hold on trees [4] and on cycles [7] . It would be interesting to find other classes of graphs for which Bitar's conjecture holds.
Next we relate the period of a chip configuration to its activity. We will use the fact that the rotation number of a circle map determines the periods of its periodic points: if f : R → R is a monotone degree one lift (15) with ρ(f ) = p/q in lowest terms, then all periodic points off : S 1 → S 1 have period q; see Proposition 4.3.8 and Exercise 4.3.5 of [9] .
Note that if a chip configuration σ on K n is periodic of period m, and
and α km = kα m for all k ∈ N.
Lemma 17. If a(σ) = p/q and (p, q) = 1, then m(σ) = q. Let f be the lift of the circle mapf associated to σ. By Lemma 6 we have ρ(f ) = a(σ), so all periodic points off have period q. By Lemma 5 we have
so 0 is a periodic point off . Thus f q (0) ∈ Z. Now by Lemma 5
hence U q σ = σ by Lemma 15. Thus m|q.
Given 1 ≤ p < q ≤ n with (p, q) = 1 and p/q ≤ 1/2, one can check that the chip configuration σ on K n given by
has activity a(σ) = p/q. For a similar construction on more general graphs in the case p = 1, see [14, Prop. 6.8] . By Lemma 17, m(σ) = q. So for every integer q = 1, . . . , n there exists a chip configuration on K n of period q.
Despite the existence of states of period as large as n, states of smaller period are in some sense more prevalent. One way to capture this is the following.
Theorem 18. If σ 2 , σ 3 , . . . is a sequence of chip configurations satisfying (16), (17) and (19), then for each q ∈ N there is a constant c = c q > 0 such that for all sufficiently large n, at least cn of the states {σ n + k} n k=0 have eventual period q.
Proof. Fix > 0, and choose p < q with (p, q) = 1. By Proposition 10 we have s −1 (p/q) = [a p , b p ] for some a p < b p . By Proposition 11, for sufficiently large n we have a(σ n + ny ) = s n (y) = p/q for all y ∈ [a p + /2q, b p − /2q]. Thus all states σ n + k with
have activity p/q and hence, by Lemma 17, eventual period q. We can therefore take
The rest of this section is devoted to proving the existence of a period 2 window : any chip configuration on K n with total number of chips strictly between n 2 − n and n 2 has eventual period 2.
The following lemma is a special case of [14, Prop. 6 .2]; we include a proof for completeness. Write r(σ) for the number of unstable vertices in σ.
Lemma 19. If σ and τ are chip configurations on K n with σ(v) + τ (v) = 2n − 1 for all v, then a(σ) + a(τ ) = 1.
Proof. If σ(v) + τ (v) = 2n − 1 for all v, then for each vertex v, exactly one of σ(v), τ (v) is ≥ n. Hence r(σ) + r(τ ) = n, and
for all vertices v. Inducting on t, we obtain
for all t ≥ 0, and hence a(σ) + a(τ ) = 1 by (3).
Given a chip configuration σ on K n , for j = 1, . . . , n we define conjugate configurations
Note that c n σ = σ.
Lemma 20. Let σ be a chip configuration on K n , and fix j ∈ [n]. For all t ≥ 0, we have for v ≤ j
Proof. Induct on t. By (20)
By the inductive hypothesis,
Fix a vertex v, and write
By the inductive hypothesis we have b ∈ {−1, 0, 1}. From (24) we have
Case 1: v ≤ j and b = −1. By (25), the right side of (26) is ≥ 0, so if v is unstable in U t σ, then it is also unstable in U t c j σ. Thus
completing the inductive step. Case 2: v ≤ j and b = 0. By (25), the right side of (26) is ≤ 0, so if v is unstable in U t c j σ, then it is also unstable in U t σ. Thus once again (27) holds.
Case 3: v > j and b = 0. By (25), the right side of (26) is ≥ 0, so
completing the inductive step. Case 4: v > j and b = 1. By (25), the right side of (26) is ≤ 0, so once again (28) holds.
Corollary 21. For any chip configuration σ on K n and any j ∈ [n], a(c j σ) = a(σ).
It turns out that the circle maps corresponding to σ and c j σ are conjugate to one another by a rotation. This gives an alternative proof of the corollary, in the case when both σ and c j σ are preconfined.
Lemma 22. Let σ be a chip configuration on K n . If u 2 (σ, v) ≥ 1 for all v, then u 2t (σ, v) ≥ t for all v and all t ≥ 1.
Proof. Induct on t. By the inductive hypothesis, α 2t ≥ nt. Fix a vertex v, and suppose that u 2t (σ, v) = t. Since u 2 (σ, v) ≥ 1, either σ(v) ≥ n or U σ(v) ≥ n. In the former case, by (20)
so v fires at time 2t. Hence u 2t+1 (σ, v) ≥ t + 1. Summing over v yields α 2t+1 ≥ α 1 (t + 1) + (n − α 1 )t = nt + α 1 .
In the latter case, if v does not fire at time 2t, we have by (20)
so v fires at time 2t + 1. Hence u 2t+2 (σ, v) ≥ t + 1 for all v.
Given a chip configuration σ on K n , write for the total number of chips in the system.
Theorem 23. Every chip configuration σ on K n with n 2 − n < |σ| < n 2 has eventual period 2.
Proof. If |σ| < n 2 , then a(σ) < 1, so by Lemma 12 we may assume σ is confined. Moreover, by relabeling the vertices we may assume that σ(1) ≥ σ(2) ≥ . . . ≥ σ(n). In particular, for any vertex v, since σ(w) ≥ σ(v) − n + 1 for w = v + 1, . . . , n, we have |σ| ≥ vσ(v) + (n − v)(σ(v) − n + 1) = nσ(v) − (n − v)(n − 1).
Since |σ| < n 2 , we obtain σ(v) < n 2 + (n − v)(n − 1) 
Since (c j σ) = σ(j) + j − n, we have n j=1
(c j σ) = |σ| − n(n − 1) 2 .
Summing equations (30) and (31), and using |σ| > n 2 − n, we obtain n j=1 ( (c j σ) + r(c j σ)) > n 2 − n.
Since each term in the sum on the left is a nonnegative integer, we must have (c j σ) + r(c j σ) ≥ n.
for some j ∈ [n]. Thus every vertex v fires at least once during the first two updates of c j σ. From Corollary 21 and Lemma 22 we obtain a(σ) = a(c j σ) ≥ 1 2 .
Finally, the chip configuration τ (v) := 2n − 1 − σ(v) also satisfies n 2 − n < |τ | < n 2 , so a(τ ) ≥ 
